Status : Withdrawn Published : September 2002
Applies to CMOS ASIC libraries which contain cell based primitives and memories to be used during the pre-layout design phase of logic simulation, timing verification and logic synthesis.The delay calculation method addressed in this standard consists of 1) estimation of wire capacitance 2 ) Delay calculation method based on tablelook-up. With use of DCL and SDF, this delay calculation method helps the user have a unified timing model for various EDA tools in the pre-layout design phase.
Multi-user access to over 3,500 medical device standards, regulations, expert commentaries and other documents
Access, view and download standards with multiple user access, across multiple sites with BSOL
Worldwide StandardsWe can source any standard from anywhere in the world
Develop a fast-track standardization document in 9-12 months
We use cookies to make our website easier to use and to better understand your needs.
Learn more about the cookies we use and how to change your settings.